

6.896
 4.12.2004
 Lecture 16.1
 BRADLEY C. KUSEMANL

More CMOS circuits


MUX:




TRUTH TABLE

S	A	B	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


MADE OF GATES



||| add inverted inputs




||| add by DeMorgan's



~~but~~

We can implement muxes with pass-transistor gates




truth table

S	A	D
0	0	?
0	1	?
1	0	0
1	1	1

} no vth provided
 } somewhat weaker

MUX



if S is 1 the top pass gate ~~is~~ allows A through
 else the bottom gate lets B through.


6.896
 4-12-2004
 Lecture 16.2

More CMOS circuits:

~~Resistor~~ Latches

STATE:

Level-sensitive clocked latches:
 Symbol




~~Logic~~
 Truth Table

D	phi	Q
0	0	D
1	0	D
X	1	Q

if phi=0 pass data through
 if phi=1 freeze output

In logic




Q: Why does this work?

A: capacitance here holds the old value long enough for the circuit to settle when phi=1

Brief review of EE by analogy for water
 electrical circuit \rightarrow water circuit
 capacitor \rightarrow holding tank
 resistor \rightarrow pipe

Using pass gates




6.896

4.12.2004

Lecture 16.3

Level sensitive Dynamic Latch.

Why bother to ~~rest~~ "restore" it with feedback?
 ⌈ a capacitor.



Often ⌈ a lot of capacitance in ~~circuits~~ ~~nodes~~
 if Φ runs fast enough ($> 1000\text{ Hz}$ e.g.) then this is OK.

~~Two-phase clocking~~

Level-sensitive latches are a little tricky — cannot make
 a static machine with ~~that~~ that circuit



when $\Phi = 0$ there is a loop through to C.L.


or

6.896

4-12-2004

lecture 16.4


Two phase nonoverlapping clocks



ϕ_1 ~~is~~ low + ϕ_2 low
don't happen at the same
time

When ϕ_1 is low data passes through
first latch, + ϕ_2 holds its old value.

Then when ϕ_2 is low, ϕ_1 is up, so it holds the
value coming out of C.L., and data flows through ϕ_2



Will this work?


What if ϕ_1 and ϕ_2 get a little misaligned so
they low parts overlap?

It is ok. If the C.L. has a long enough ~~delay~~
contamination delay.

OR if you arrange ϕ_2 to be non-overlapping.

6.896
 4-12-2004
 16.5

~~RAM~~
 Random Access Memory




An array of $N=2^n$ bits
 A_0, \dots, A_{n-1} names the bit B_i
 at ϕ
 if w then write D_{in} to B_i
 else $D_{out} = B_i$

Divide and Conquer

Base case: $n=0$



$n > 0$



6.896
4.12.2004
16.6

Analysis of RAM

critical path:


$$T(0) = \Theta(1)$$

$$T(n) = 1 \text{ gate} + 1 \text{ mux} + T(n-1)$$

$$= \Theta(n)$$

$$= \Theta(\log N)$$

Area: Med almost



width

$$w(n) = \Theta(1) + w(n-1)$$

$$= \Theta(n) = \Theta(\log N)$$

height

$$H(n) = \Theta(1) + 2 \cdot H(n-1)$$


$$= \Theta(2^n) = \Theta(N)$$

Q: Can we do better? Lots of wasted space

A: Yes - ~~impossible~~



6.896
16.7
4-12-2004



total area width:

$$\Theta(\log N) + \Theta(\sqrt{N} \cdot \log N)$$

total height



$$\Theta(\log N) + \Theta(\sqrt{N})$$

total area = $\Theta(N \log N)$

not better yet!

6.896
/6.8
4-13-2004

But for small N we do "wind or"



width = $\Theta(\sqrt{N})$
 area = $\Theta(N)$

two issues:


Q1) if no one drives the line, what happens?

A: Don't care. The MUX doesn't look at it.

Q2) performance: ~~time~~ to drive a long wind. or takes time.



$\Theta(\sqrt{N})$ ~~nodes~~
width \sqrt{N} ~~nodes~~
resistors





6.896

11.9

4-13-2004

"Now we need to understand RC circuits"

RC circuits



two properties of electricity

current (AMPS) (V) [think current of water in a pipe]

potential (VOLTS) (I) [think pressure of water in a pipe]

Resistor: $V = I \cdot R$ or $\frac{V}{R} = I$ (more flow if you push harder)

Capacitor: $\int I dt = V \cdot C$ (as you pump current through, the voltage goes up.)
 $I = \frac{dV}{dt} \cdot C$

OR RC circuit

$$\int I dt = V \cdot C \quad V = \frac{dV}{dt} \cdot R \cdot C$$

this is a differential equation with solution of the form

$$V = e^{t/\tau} + b \quad \text{for } \tau, \text{ and } b$$

$$e^{t/\tau} + b = \frac{1}{\tau} e^{t/\tau} \cdot RC$$

$$\Rightarrow \tau = RC$$

τ is the "time constant" for the RC circuit



16.10

so our direct has

$$R = \Theta(1)$$

$$c = \Theta(b \cdot \sqrt{n})$$

$$\text{so } T = \Theta(\sqrt{n})$$

Next time we'll improve on this